A static dataflow CGRA with dynamic dataflow execution capability
-
Updated
Aug 28, 2021 - Verilog
A static dataflow CGRA with dynamic dataflow execution capability
This repository contains LLVM compiler passes (for now) to convert a C/C++ program to PDM (a synthesizable dataflow intermediate representation)
Initial Release 7.0
To associate your repository with the dataflow-computer-architecture topic, visit your repo's landing page and select "manage topics."