All pull requests

Pull requests

• Add rv32emu board support

  #216·yc199911 opened Mar 26, 2026·

  ·

• fix(wikisort): replace custom bool typedef with stdbool.h

  #215·yc199911 opened Mar 26, 2026·

  ·

• Add benchmarking support for OpenRISC Cores

  #213·vishwaksen-1 opened Mar 19, 2026·

  ·

• Fix build with C23 compiler

  #207·dinuxbg opened Jan 26, 2025·

  ·
  1

• [fix]: KeyError Exception thrown by benchmark_size.py when missing baseline data

  #201·madhu2000u opened May 21, 2024·

  ·
  3

• [feat]: OpenRISC gcc port and boards support

  #199·madhu2000u opened May 21, 2024·

  ·
  3

• Get rid of 'assert.h' in 'beebsc.c'

  #190·stepanof opened Feb 6, 2024·

  ·

• Prevent LTO implosion

  #189·widlarizer opened Nov 29, 2023·

  ·

• Fix EmBench missing results directory

  #187·widlarizer opened Nov 14, 2023·

  ·

  · Embench 2.0
  1

• Add spike RISC-V simulator support

  #184·widlarizer opened Oct 31, 2023·

  ·
  2

• Add handling for multi-word C compilation commands like zig cc

  #183·widlarizer opened Oct 31, 2023·

  ·

• Add requirements.txt

  #180·bluewww opened Jun 15, 2023·

  ·

• Rename ri5cyverilator board to generic

  #178·jerryz123 opened May 18, 2023·

  ·

• pylib: add run_simulator runner

  #173·nmeum opened Jan 17, 2023·

  ·
  1

  2

• Remove debug printfs from benchmarks

  #152·mtdudek opened Nov 12, 2021·

  ·
  2

• Some fixes for build scripts

  #151·hirooih opened Oct 19, 2021Contributor·

  ·

• A Board Configuration Example for The Freedom E310 Arty FPGA Dev Kit

  #148·hirooih opened Oct 17, 2021Contributor·

  ·
  6

  

• add --benchmark and --exclude option to the benchmark scripts for debugging

  #145·hirooih opened Oct 10, 2021Contributor·

  ·
  6

  

• Replace pyelftools with lief in prerequisites

  #144·craigblackmore opened Oct 6, 2021·

  ·
  1