Skip to content

Port SwiGLU forward and backward to VMI with ASC scheduling #29

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
liuzidi wants to merge 3 commits into
base: vmi-impl
Choose a base branch
from
Draft

Port SwiGLU forward and backward to VMI with ASC scheduling #29

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
4daab55
Port SwiGLU forward and backward to VMI with ASC scheduling
liuzidi Oct 26, 2026
fec4eab
Package atomic dependency patch without whitespace-only context
liuzidi Oct 26, 2026
67f6820
Keep investigation artifacts outside the operator PR
liuzidi Oct 26, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions tile_kernels/quant/swiglu_backward_kernel.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -107,9 +107,9 @@ def swiglu_backward_and_per_token_cast_impl(

# Get kernel implement
if is_ascend():
from tile_kernels.quant.swiglu_backward_asc import get_swiglu_backward_kernel_asc
from tile_kernels.quant.swiglu_backward_vmi import get_swiglu_backward_kernel_vmi

kernel = get_swiglu_backward_kernel_asc(
kernel = get_swiglu_backward_kernel_vmi(
hidden,
num_experts,
get_token_alignment(),
Expand Down
Loading